A Review of Low Power Consumption Clock Gating Techniques
نویسنده
چکیده
This paper represents a review of some existing clock gating techniques for low power dissipation in digital circuitry designs. In this paper, the clock gating techniques are used which reduces the power consumption from the normal implementation of the same design. The 16 bit ALU (arithmetic logical unit) is used for reducing the dynamic power consumption through gating techniques by shutting down the clock at a given instant of time when it is not needed for work to prevent the unnecessary power consumption of the system. These designs are implemented on RTL level at VIVADO 2016.4 platform for synthesis and simulation by different gating techniques.
منابع مشابه
Power Reduction Through RTL Clock Gating
This paper describes a design methodology for reducing ASIC power consumption through use of the RTL clock gating feature in Synopsys Power Compiler. This feature causes inactive clocked elements to have clock gating logic automatically inserted which reduces power consumption on those elements to zero when the values stored by those elements are not changing. The RTL clock gating feature allow...
متن کاملA Review on Clock Gating Methodologies for power minimization in VLSI circuits
This research paper gives the introduction of the various clock gating techniques. It also provides the basic clock gating principles, benefits, limitations and enhancements in traditional clock gating scheme. Also it provides the details of parameters which can affect the implementation of the clock gating. As clock signal having great source of power consumption and this is a critical problem...
متن کاملHigh-Level Synthesis for Minimum-Area Low-Power Clock Gating
Clock gating is one of useful techniques to reduce the dynamic power consumption of synchronous sequential circuits. To reduce the power consumption of clock tree, previous work has shown that clock control logic should be synthesized in the high-level synthesis stage. However, previous work may suffer from a large circuit area overhead on the clock control logic. In this paper, we present an I...
متن کاملLow Power Synthesis in Digital Design by Automatic Insertion of Clock Gating and Operand Isolation Cells
This work presents a design and verification of low power and high performance router by using dynamic power reduction technique i.e. Clock gating and Operand isolation. The power consumption of the presented router is significantly lower than that of a router with unnecessary switching activities. The clock gating and operand isolation techniques allows a variety of features such as easily con...
متن کاملPower & Area Efficient Router in 2-D Mesh Network-on-Chip Using Low Power Methodology - Clock Gating Techniques
Network-on-Chip (NoC) is the interconnection platform that answers the requirements of the modern on-Chip design. Small optimizations in NoC router architecture can show a significant improvement in the overall performance of NoC based systems. Power consumption, area overhead and the entire NoC performance is influenced by the router buffers. Resource sharing for on-chip network is critical to...
متن کامل